By Topic

An algorithm for loop delay estimation in digital predistortion system

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Lei Liu ; Sch. of Inf. Eng., Commun. Univ. of China, Beijing, China ; Peng Zhang ; Ziliang Lin

In this paper, an algorithm for precisely estimating loop delay in digital predistortion (DPD) system is proposed. The proposed algorithm consists of integer loop delay estimation and fractional loop delay estimation. Compared with conventional algorithms, the integer loop delay can be estimated using improved algorithm based on Euclidean distance function while the fractional loop delay estimation is modified by iterative method. Simulation results prove the validity of the proposed loop delay estimation method and the effect on the DPD system. Furthermore, the proposed algorithm requires less hardware resources.

Published in:

Image and Signal Processing (CISP), 2011 4th International Congress on  (Volume:5 )

Date of Conference:

15-17 Oct. 2011