By Topic

Efficient Implementation of RFID Mutual Authentication Protocol

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Yu-Jung Huang ; Dept. of Electron. Eng., I-Shou Univ., Kaohsiung, Taiwan ; Wei-Cheng Lin ; Hung-Lin Li

Researchers have shown that the Electronic Product Code (EPC) Class-1 Generation-2 (C1G2) specification has serious security problems. To overcome these weaknesses, some authors have proposed a specially designed pad generation (PadGen) function to improve security. The PadGen function is used to produce a cover-coding pad to mask the tag's access password before the data are transmitted. In this paper, we study the radio-frequency identification (RFID) tag-reader mutual authentication (TRMA) scheme. Two improved authentication protocols for generating the PadGen function are described. A hardware design of these RFID authentication protocols conforming to the International Standards Organization 18000-6 Type-C protocol, also known as EPC C1G2 RFID protocol, is proposed. Since tags have an extremely limited computing power and storage capacity, the PadGen function based on exclusive-or operation for low-cost hardware implementation is reported in this study. The proposed RFID TRMA protocol was simulated using Modelsim XE II and synthesized using Altera's Quartus II software. The functionality of these strengthening protocols was successfully verified in hardware using an Altera DE2 board that included an Altera Cyclone II field-programmable gate array.

Published in:

Industrial Electronics, IEEE Transactions on  (Volume:59 ,  Issue: 12 )