Close category search window
 

Parallel Logic Simulation: Myth or Reality?

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Kai-hui Chang ; Avery Design Syst., Andover, MA, USA ; Browy, C.

The rapid adoption of multiprocessor computers creates a perfect environment for parallel EDA algorithms. Among various EDA applications, parallel logic simulation seems the most promising. As processors become faster and designs grow larger, better performance might well be expected from parallel simulation. However, this is typically not the case. Speedup is difficult to achieve, and pitfalls in evaluating simulation speedup can offer false promises. Is parallel logic simulation a myth or reality? In this article, the authors answer this question from the perspective of an industrial parallel simulation vendor.

Published in:
Computer  (Volume:45 ,  Issue: 4 )

Date of Publication: April 2012

Need Help?


IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2013 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.