By Topic

Chip-scale packaging

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Thompson, P. ; Semicond. Technol. Group, Motorola Inc., Tempe, AZ, USA

Uniting the advantages of bare die and mainstream packaging, these minimal IC supports are racing to the aid of portable yet powerful products. Rigorously defined, the perimeter of such a package is no more than 1.2 times the perimeter of the die it contains, so that few other IC packages are any smaller. This reduction in size is the key driver of the popularity of the approach. But because the term chip-scale has a marketing value, some manufacturers have extended it to cover other sizes, too. Chip-scale packaging technology is still taking its first steps into the marketplace, and issues of standards, design, and reliability remain to be solved. Even so, an infrastructure for the technology is beginning to develop, and its potential market seems to be guaranteed, not least by consumer thirst for portable electronic applications, for which the small, light package is a natural

Published in:

Spectrum, IEEE  (Volume:34 ,  Issue: 8 )