By Topic

Fast Layout Generation of RF Embedded Passive Circuits Using Mathematical Programming

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Pathak, M. ; Sch. of Electr. & Comput. Eng., Georgia Inst. of Technol., Atlanta, GA, USA ; Sung Kyu Lim

In this paper, we present a methodology for the automatic generation of layout for radio frequency (RF) designs using embedded passives. Our methodology is divided into three steps: 1) pre-layout optimization; 2) placement and routing; and 3) post-layout optimization. We show that our methodology generates layouts with small area and good performance response within a fraction of design time compared with fully manual design effort. We make use of circuit models to represent and optimize the physical layout of the resistance-inductance-capacitance (RLC) components as well as the entire RF circuit that uses them. We perform non-linear mathematical programming-based optimization at various stages of the methodology to achieve high quality layouts. Full wave electromagnetic simulations are kept completely out of the design loop, so our methodology significantly reduces design time. We have used our methodology to successfully generate layouts for large-scale filter circuits.

Published in:

Components, Packaging and Manufacturing Technology, IEEE Transactions on  (Volume:2 ,  Issue: 1 )