By Topic

Parallel FFT implementation based on multi-core DSPs

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Shanshan Xue ; Sch. of Commun. & Inf. Eng., Univ. of Electron. Sci. & Technol. of China, Chengdu, China ; Jian Wang ; Yubai Li ; Qicong Peng

The paper proposes a new implementation platform for parallel FFT called multi-core DSPs, which uses Serial RapidIO (SRIO) to achieve DSP-to-DSP communication and utilizes Enhanced Direct Memory Access (EDMA3) to realize core-to-core communication. The simulation results show this architecture not only effectively solves the bottleneck of system interconnection, but also greatly improves executing efficiency of Fast Fourier Transform (FFT). Especially for large FFT points, this advantage is more obviously presented.

Published in:

Computational Problem-Solving (ICCP), 2011 International Conference on

Date of Conference:

21-23 Oct. 2011