By Topic

LVDS driver design for high speed serial link in 0.13um CMOS technology

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

5 Author(s)
Yang Zongxiong ; Space IC R&D Center, UESTC, Chengdu, China ; Lv Xiaohua ; Liu Huihua ; Li Lei
more authors

This paper presents a LVDS (low voltage differential signal) driver, which works at 2 Gbps, with a pre-emphasis circuit compensating the attenuation of limited bandwidth of channel. To make the output common-mode (CM) voltage stable over process, temperature, and supply voltage variations, a closed-loop negative feedback circuit is added in this work. The LVDS driver is designed in 0.13 um CMOS technology using both thick (3.3 V) and thin (1.2 V) gate oxide device, simulated with transmission line model and package parasitic model. The simulated results show that this driver can operate up to 2 Gbps with random data patterns.

Published in:

Computational Problem-Solving (ICCP), 2011 International Conference on

Date of Conference:

21-23 Oct. 2011