By Topic

High-performance FPGA implementation of packet reordering for multiple TCP connections

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Feng Zhou ; Coll. of Integrated Circuit, Southeast Univ., Nanjing, China ; Qingsheng Hu

This paper presents an FPGA-based design and implementation of TCP packet reordering for multiple TCP connections. In the packet processing, two FIFOs are used to preserve the packet header information and data information, respectively. The reordering process is based on the sequence and command information which can be used to determine where and how many to store the coming disorder packet or just send the ordered packet to application layer directly. This design has the advantages of high speed and good flexibility. The performance analysis shows that the data transmission collision is only 1.6% in the worst case. Using Altera FPGA, the design can be realized at 175 MHz working frequency.

Published in:

Communications and Information Technologies (ISCIT), 2011 11th International Symposium on

Date of Conference:

12-14 Oct. 2011