By Topic

Determination of sensitive inputs of nanoscale digital circuits using Bayesian network analysis

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

5 Author(s)
Usman Khalid ; Electrical & Electronics Engineering Department, Universiti Teknologi PETRONAS (UTP), 31750, Bandar Seri Iskandar, Perak, Malaysia ; Jahanzeb Anwer ; Narinderjit Singh ; Nor H. Hamid
more authors

The reliability of digital circuits is greatly distorted as the VLSI design cycle enters into nanoscale arena. In the past, the inputs of digital circuits were considered deterministic but shifting of transistor technology into nanoscale dimensions has made their behaviour totally probabilistic. The reason is that logic level voltages suffer from a number of fluctuations due to the effect of signal noise and transient faults. These inputs are now considered as distributed inputs and there is a need to model them probabilistically. This paper shows how to model these inputs and their effects on digital circuits' reliability. For the analysis covered in this paper, we will determine sensitive inputs of few test circuits followed by their justification and anticipated effects.

Published in:

Micro and Nanoelectronics (RSM), 2011 IEEE Regional Symposium on

Date of Conference:

28-30 Sept. 2011