By Topic

Translation from DEVS models to synthesizable VHDL programs

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Young Moo Lee ; Dept. of Electr. Eng., Korea Adv. Inst. of Sci. & Technol., Seoul, South Korea ; Heung Bum Kim ; Joon Sung Hong ; Kyu Ho Park

This paper proposes a new approach to the development of VLSI systems. DEVS (Discrete EVent System Specification) formalism specifies discrete event systems in a hierarchical, modular form. This formalism provides clear and sound semantics to describe complex VLSI systems. We are using the formalism for the functional verification and the performance evaluation of a real DSP processor. Now we use the formalism in describing models, which have enough information to be synthesized. Then the DEVS models are translated into synthesizable VHDL programs. This method provides several advantages over the previous approach that starts a system description with VHDL. Using DEVS formalism allows designers to concentrate on the dynamics of a target system. The formalism provides an efficient simulation framework. We can apply formal verification without any additional annotation or annoying mathematical notation. A well-defined model management methodology is also provided. These advantages make the increasing design complexity of VLSI systems more manageable and the productivity of development higher

Published in:

TENCON '96. Proceedings., 1996 IEEE TENCON. Digital Signal Processing Applications  (Volume:1 )

Date of Conference:

26-29 Nov 1996