By Topic

VLSI implementation of cellular neural network universal machine

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
A. Paasio ; Electron. Circuit Design Lab., Helsinki Univ. of Technol., Espoo, Finland ; A. Dawidziuk ; V. Porra

In this paper a Cellular Neural Network Universal Machine structure is described. All the 19 coefficients in the 1-neighborhood can be controlled with six bit adjustability. The design has been processed with 0.8 micron CMOS technology. The cell dimensions are 114×118 μm2 including the global wiring. Both DC measurement and transient simulation results are reported in the paper

Published in:

Circuits and Systems, 1997. ISCAS '97., Proceedings of 1997 IEEE International Symposium on  (Volume:1 )

Date of Conference:

9-12 Jun 1997