By Topic

Multiprocessor System-on-Chip Design with Fuzzy Dynamic Scheduling for Parallel Video Processing

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)

The Multiprocessor System-on-Chip is becoming a promising solution for the future complex computers and embedded systems, which are requiring higher performances. This paper addresses the inherent unreliability and instability of the multiple uncertain characteristics of complex embedded multiprocessor systems. In this work, we propose a fuzzy sets description for the multiple uncertain characteristics of system, and using fuzzy set membership calculation to determine the scheduling priorities of tasks and resources, in order to improve the capability of concurrent executions of tasks. And also we present a method estimation of comprehensive analysis on the multiple performances in order to increase utilization factor and balancing loads on processors. We implemented a prototype MPSoC system design, which utilizes the proposed fuzzy dynamic scheduling algorithm to allocating tasks onto the multiprocessors. And in our case study, we design a parallel architecture h.264 encoder, running on a multicore MPSoC system on FPGA.

Published in:

Computer and Information Science (ICIS), 2011 IEEE/ACIS 10th International Conference on

Date of Conference:

16-18 May 2011