Cart (Loading....) | Create Account
Close category search window

A Novel Hardware Acceleration Implementation for Parallel Finite-Difference Time-Domain Simulation

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)

This article introduces a novel hardware acceleration technique based on Vector Arithmetic Logic Unit (VALU) built in a regular CPU for parallel Finite-Difference Time-Domain(FDTD) simulation with Convolutional Perfect Matched Layer(CPML) absorbing boundary condition (ABC), and gives an implementation on PC. The speedup ratio is 2.85. The experimental results show that this kind of acceleration technique is an efficient method for reducing the computing time of parallel FDTD simulation.

Published in:

Computational and Information Sciences (ICCIS), 2011 International Conference on

Date of Conference:

21-23 Oct. 2011

Need Help?

IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2014 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.