By Topic

Floating-point to fixed-point code conversion with variable trade-off between computational complexity and accuracy loss

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)

This paper describes a method of converting floating-point expressions into equivalent fixed-point code in DSP software. Replacing floating-point expressions with specialized integer operations can greatly improve the performance of embedded applications. This is a new method that is developed for Direct-Form I filters with constant coefficients and input variables whose low/high bounds are known. Two conflicting objectives are considered simultaneously: computational complexity and accuracy loss. The algorithm presented here can construct multiple fixed-point solutions for the same floating-point code: from “high-complexity-high-accuracy” to “low-complexity-low-accuracy”. A so-called cost function conducts the data flow transformation decisions. By changing the cost function coefficients, different fixed-point forms can be obtained. The data flow transformation takes very little time: less than 100 milliseconds for a 32-tap FIR filter. The generated fixed-point code is tested on 8-bit (AVR ATmega), 16-bit (MSP430), and 32-bit (ARM Cortex-M3) microcontrollers. It provides, in all cases, execution speeds better than if using floating-point code.

Published in:

System Theory, Control, and Computing (ICSTCC), 2011 15th International Conference on

Date of Conference:

14-16 Oct. 2011