By Topic

Testing of Copper Pillar Bumps for Wafer Sort

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Tunaboylu, B. ; Dept. of Ind. Eng., Istanbul Sehir Univ., Istanbul, Turkey

Using a copper pillar interconnect in flip chip packaging provides a lead-free solution that is more reliable, and also scalable to very fine pitch. Vertical probe card technology, also called buckling beam technology, was used in characterization of wafer probe process and electrical contact on solder bumps and copper pillars at 150 μm pitch arrays. Probe contact was investigated by modeling the scrub, penetration or deformation on a bump under various conditions of wafer probe and experimentally tested on wafers on copper pillars, solder bumps of different metallurgies or sheet wafers. A single-probe contact test system was devised to study the contact behavior of a probe on a bump. Various probe tip geometries including wedge, pointed and flat, were studied. Probing procedures were investigated for achieving reliable electrical contact for large pitch area array bumps as well as fine pitch, 50 μm, copper pillar array bumps using two different wafer test technologies.

Published in:

Components, Packaging and Manufacturing Technology, IEEE Transactions on  (Volume:2 ,  Issue: 6 )