Cart (Loading....) | Create Account
Close category search window
 

An efficient vector-space approach for accurately modeling fixed-point digital signal processors

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Maurudis, A.S. ; DSP Software Eng. Inc., Bedford, MA, USA

This paper presents the DSP Software Engineering (DSPSE) Fixed Arithmetic Tool (FATTM) method for modeling DSP fixed-point processors and converting an algorithm from a floating-point model to a given DSP fixed-point processor model. All DSP fixed-point processors have associated with them a set of fixed bit length data representations for the storage and manipulation of binary information. We define a vector sub-space for each DSP fixed-point processor, as a direct sum of each distinct fixed bit length data representation sub-space. The direct sum of all DSP fixed-point processor vector subspaces forms a FATTM DSP vector space. Furthermore, for our discussion, we define an operator projection to be performed on our DSP vector space such that redundancy in the operational behavior of the DSPs to be modeled can be exploited. In our preferred embodiment we implement the FATTM vector space in a C++ environment, resulting in a Fixed Arithmetic C++ Tool (FACTTM) library for all associated fixed-point DSPs. For our own development we have created, a FACTTM library for the Texas Instrument TMS320C54x DSP fixed-point processor. The TMS320C54x library has been used in the development of the Japanese Vector Sum Excited Linear Prediction (JVSELP) algorithm and the International Telecommunications Union G.728 standard algorithm

Published in:

TENCON '96. Proceedings., 1996 IEEE TENCON. Digital Signal Processing Applications  (Volume:2 )

Date of Conference:

26-29 Nov 1996

Need Help?


IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2014 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.