By Topic

FDSOI design portability from BULK at 20nm node

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Jean-Luc Pelloie ; SOI Technology, ARM Grenoble, France

A standard BULK ASIC design flow can be used for FDSOI, an existing BULK logic design can be directly ported to FDSOI and expected to bring tremendous advantage like: low-voltage high-performance, in low voltage SRAM undoped channel brings higher margins and better RF features if you combine high-resistivity substrate are discussed. FDSOI process on SOI wafer are also discussed.

Published in:

SOI Conference (SOI), 2011 IEEE International

Date of Conference:

3-6 Oct. 2011