By Topic

Surface potential based model of ultra-thin fully depleted SOI MOSFET for IC simulations

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)

The paper presents the model's core of fully depleted SOI MOSFET transistor. The model validated on UTSOI technology including temperature dependence. This model is implemented in VerilogA language, compatible with all commercial circuit simulators. Validation of this compact model performed with Eldo 2010.2, HSPICE 2009.09 and ADS 2006. Introduction of this model into commercial IC simulator in progress.

Published in:

SOI Conference (SOI), 2011 IEEE International

Date of Conference:

3-6 Oct. 2011