Scheduled System Maintenance:
On Monday, April 27th, IEEE Xplore will undergo scheduled maintenance from 1:00 PM - 3:00 PM ET (17:00 - 19:00 UTC). No interruption in service is anticipated.
By Topic

A high efficiency synchronous buck converter with adaptive dead time control for dynamic voltage scaling applications

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

6 Author(s)
Shaowei Zhen ; State Key Lab. of Electron. Thin Films & Integrated Devices, Univ. of Electron. Sci. & Technol. of China, Chengdu, China ; Bo Zhang ; Ping Luo ; Kang Yang
more authors

An integrated synchronous buck converter with adaptive dead time controlled driver is presented in this paper. The integrated synchronous buck converter works in 2MHz PWM mode and the output voltage can be programmed by digital interface, which is suitable for powering the processor core and internal memory with dynamic voltage scaling (DVS) capability. The controller provides 0 and 100% duty cycles during DVS, maximizing tracking speed while saving power. The driver circuit detects body diode conduction by a proper biased N-type transistor. The synchronous N-type power MOS is turned on at the falling edge of body diode conduction detection in both DCM and CCM. The P-type power MOS is turned on at the falling edge of dead time detection in CCM. As a result, the dead time varies according to the load current, while the conduction time of the body diode in the synchronous power MOS is approaching to the delay of logic circuit and gate driver. The dead time control logic and gate driver are designed with low time lag to minimize body diode conduction time. Experimental results show that the converter can achieve fast reference tracking and the conversion efficiency is up to 90%.

Published in:

VLSI and System-on-Chip (VLSI-SoC), 2011 IEEE/IFIP 19th International Conference on

Date of Conference:

3-5 Oct. 2011