By Topic

A high performance band-pass DAC architecture and design targeting a low voltage silicon process

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Mullane, B. ; Dept. of Electron. & Comput. Eng., Univ. of Limerick, Limerick, Ireland ; O'Brien, V.

Direct Digital Synthesis (DDS) systems generate adjustable high resolution phase and frequency signals that are used in a wide variety of applications such as multi-mode RF, communications, measurements and test. A high performance band-pass DAC architecture and implementation is presented that delivers high spectral purity over a narrow-band response. The low power DAC is portable to standard CMOS processes and achieves 110dB narrowband SFDR performance using sigma-delta (μΔ) modulation and multi-bit current steering techniques. A 3rd order digital μΔ modulator is combined with a 4th order digital Dynamic Element Matching (DEM) block to shape the noise while calibrating for process mismatch variations. A low silicon area output stage is used to deliver a high performance specification.

Published in:

VLSI and System-on-Chip (VLSI-SoC), 2011 IEEE/IFIP 19th International Conference on

Date of Conference:

3-5 Oct. 2011