By Topic

Multirate hybrid continuous-time/discrete-time cascade 2–2 ΣΔ modulator for wideband telecom

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
J. Gerardo García-Sánchez ; Instituto de Microelectrónica de Sevilla, IMSE-CNM (CSIC/Universidad de Sevilla), C/Américo Vespucio, 41092, SPAIN ; José M. de la Rosa

This paper presents the design of a hybrid continuous-time/discrete-time fourth-order cascade ΣΔ modulator intended for wideband low-power wireless applications. The circuit is based on a new concept of multirate operation, in which the front-end stage - implemented using continuous-time (Gm-C) integrators - operates at a higher rate than the back-end (switched-capacitor) stage. This strategy benefits from the faster operation of continuous-time circuits while keeping power efficiency and high robustness against circuit element tolerances. Simulation results show that the modulator is able to operate with a maximum sampling rate of up to 1GHz, digitizing signals with a 44-to-92dB peak signal-to-(noise+distortion) ratio within a programmable 5-to-60MHz bandwidth.

Published in:

2011 IEEE/IFIP 19th International Conference on VLSI and System-on-Chip

Date of Conference:

3-5 Oct. 2011