Referenced Items are not available for this document.
Photonic analogue-to-digital converters (ADCs) by using a Mode-Locked Laser Diode (MLLD) scale the sampling timing jitter to femtosecond. Pipeline ADC's architecture has good performance in terms of speed and conversion latency. In this paper, an eight-bit pipeline time-interleaved all-photonic sampling and quantization ADC with a MLLD's sampling pulse period duration conversion latency is proposed and its performance is investigated.
Published in:
Ultra Modern Telecommunications and Control Systems and Workshops (ICUMT), 2011 3rd International Congress on
Date of Conference: 5-7 Oct. 2011
- Page(s):
- 1 - 7
- ISSN :
- 2157-0221
- Print ISBN:
- 978-1-4577-0682-0
- INSPEC Accession Number:
- 12377159
- Conference Location :
- Budapest
- Product Type:
- Conference Publications
About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies
A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2013 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.
