By Topic

Performance Improvement of One-Transistor DRAM by Band Engineering

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Pal, A. ; Dept. of Electr. Eng., Stanford Univ., Stanford, CA, USA ; Nainani, A. ; Gupta, S. ; Saraswat, K.C.

We propose a novel one-transistor (1T) quantum well (QW) DRAM with raised GaP source/drain. This novel device structure shows much better retention time and sense margin than the existing silicon 1T DRAM (with and without QW). Detailed simulation study indicates that the proposed structure is scalable up to 15-nm gate length. The proposed device utilizes nearly lattice-matched heterostructures which have already been realized in the literature.

Published in:

Electron Device Letters, IEEE  (Volume:33 ,  Issue: 1 )