By Topic

A robust design for ultra low power operation using dynamic threshold SCL logic

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Abhinav ; Department of Electronics and Communication Engineering Motilal Nehru National Institute of Technology, Allahabad, India ; Sanjeev Rai ; Rajeev Tripathi

This paper presents a novel approach to design robust source coupled logic for implementing ultra low power circuits. In this paper, we proposed a dynamic threshold source coupled logic and analyses the performance of dynamic threshold source coupled logic with previous source coupled logic for ultra low power operation. Dynamic threshold source coupled logic circuits exhibit a better power-delay Performance compared with the Sub-threshold Source Coupled Logic. It can be seen that the proposed circuit provides 56% reduction in power delay product. The proposed circuit provides lower sensitivity to temperature and power supply variation, with a superior control on power dissipation [1]. Measurements of test structures are simulated in 0.18 μm CMOS technology show that the proposed dynamic threshold source coupled l logic concept can be utilized successfully for bias currents as low as 1 pA[2]. Measurements show that existing standard cell libraries offer a good solution for ultra low power SCL circuits.

Published in:

Computer and Communication Technology (ICCCT), 2011 2nd International Conference on

Date of Conference:

15-17 Sept. 2011