By Topic

Reverse programmed SONOS memory technique for 0.18μm embedded utilization

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

The purchase and pricing options are temporarily unavailable. Please try again later.
6 Author(s)
Pan, Liyang ; Institute of Microelectronics, Tsinghua University, Beijing 100084, China ; Sun, Lei ; Wu, Dong ; Chen, John
more authors

A 4 Mb embedded silicon-oxide-nitride-oxide-silicon (SONOS) memory was developed with a 0.18 μm CMOS logic compatible technology. A reverse programming array architecture was proposed to reduce the chip area, enhance the operating window, and increase the read speed. The charge distribution was analyzed to optimize the programming and erase conditions considering both the operating speed and the endurance performance. The final test chip has a good endurance of 10 5 cycles and a data retention time of at least 10 years.

Published in:

Tsinghua Science and Technology  (Volume:12 ,  Issue: 6 )