By Topic

Does asynchronous technology bring robustness in synchronous circuit monitoring?

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Porcher, A. ; Grenoble INP, TIMA Lab., UJF, Grenoble, France ; Morin-Allory, K. ; Fesquet, L. ; Chagoya, A.

In harsh environment, circuits that monitor a design must be less sensitive to environmental conditions than the Circuit Under Verification itself. The asynchronous Quasi Delay Insensitive technology provides a good solution to cope with temperature and voltage variations. This approach has been used to design asynchronous ”monitors”, small IP's that are added to the synchronous Circuit Under Verification in order to check some properties. However, the asynchronous monitors are impacted by the synchronous timing assumptions, thus leading to conflicting results.

Published in:

Specification and Design Languages (FDL), 2011 Forum on

Date of Conference:

13-15 Sept. 2011