By Topic

A novel 14 ∼ 170 MHz All digital delay locked loop with ultra fast locking for SoC applications

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
S. Moorthi ; Department of Electrical and Electronics Engineering, National Institute of Technology, Trichy, India ; D. Meganathan ; N. Krishna Prasad ; J. Raja paul perinbam

A delay locked loop (DLL) is a feedback control system that equalizes the phase of two delayed copies of the same clock signal. The DLL is useful for compensating the clock distribution delays that arise in many system configurations. An all-digital delay-locked loop (ADDLL) is presented to achieve wide range of operation, fast lock, Harmonic-Free and process immunity. The paper proposes a Modified Variable Successive Approximation Register-controlled (MVSAR) algorithm to achieve the fast-locking property, closed-loop operation and performing binary search without harmonic-locking issue. The fast locking of proposed MVSAR is verified by comparing it with the existing architectures. The proposed ADDLL is implemented at system level with standard cells and it has good portability over different processes. It is synthesized using TSMC 0.18 μm, six-metal technology. The lock range (operating frequency range) of the ADDLL is 14MHz to 170 MHz and occupied an area (physical design) of 142*142 Sq.μm (0.020164

Published in:

Recent Advances in Intelligent Computational Systems (RAICS), 2011 IEEE

Date of Conference:

22-24 Sept. 2011