Cart (Loading....) | Create Account
Close category search window
 

Realization of a nonlinear digital filter on a DSP array processor

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Kwan, H. ; Dept. of Electr. & Comput. Eng., Texas Univ., Austin, TX, USA ; Powers, E.J. ; Swartzlander, E.E.

This paper presents the performance evaluation of a fast third-order Volterra digital filtering algorithm mapped onto an AT&T DSP-3 parallel processor. Five different implementations are considered. Speed-up results indicate that the “time-skewing” method is currently the fastest. An application to nonlinear communication channel equalization using a 64-QAM signal constellation is presented

Published in:

Application-Specific Systems, Architectures and Processors, 1997. Proceedings., IEEE International Conference on

Date of Conference:

14-16 Jul 1997

Need Help?


IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2014 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.