By Topic

Performance evaluation of DIP policy on SMT processor system

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Chaozhong Zhang ; College of Computer Science, Inner Mongolia University, Huhhot, Inner Mongolia 010021 P. R. China ; Liqiang He

Simultaneous Multithreading (SMT) processor got its high performance through fetching and executing multiple instructions from concurrent running threads with a shared hardware resources. Dynamic Insertion Policy (DIP) has been shown to have good performance for the cache. In this paper, we port the DIP replacement policy onto SMT processor based computer system, and evaluate the performance of it. The simulation experiments show that although some programs can obtain better performances with DIP policy in SMT processor the overall performance of the combined workloads are not so good as in a CMP processor based computer system.

Published in:

Electronics, Communications and Control (ICECC), 2011 International Conference on

Date of Conference:

9-11 Sept. 2011