By Topic

Analysis and performance comparison of 3780 point FFT processor architectures

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
He Jing ; Inf. Eng. Sch., Commun. Univ. of China, Beijing, China ; Li Tianyue ; Xu Xinyu

3780 point FFT is generally implemented by decomposing 3780 point to small size, which can be implemented with WFTA and PFA. Pipelined architecture is most commonly used when implementing 3780 FFT in ASIC. Several architectures were proposed and patented, the differences of the architectures lie in the way 3780 are decomposed and the processing order of small sized WFTA module. In this paper, the architectures for 3780 point FFT processor are analyzed, and the architectures with varied processing order and internal wordlength are modeled and simulated with Matlab, the simulation results show that processing larger sized WFTA at the first stages can achieve better performance, and the decomposition of 3780 = 9 × 3 × 7 × 5 × 4 can achieve best performance in terms of SQNR and hardware cost.

Published in:

Electronics, Communications and Control (ICECC), 2011 International Conference on

Date of Conference:

9-11 Sept. 2011