By Topic

A 57-66 GHz Vector Sum Phase Shifter with Low Phase/Amplitude Error Using a Wilkinson Power Divider with LHTL/RHTL Elements

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Pen-Jui Peng ; Dept. of Electr. Eng., Nat. Taiwan Univ., Taipei, Taiwan ; Jui-Chih Kao ; Huei Wang

Abstract-A vector sum phase shifter (VSPS) using 90 nm CMOS process is presented. The VSPS can synthesize any amplitude and phase at certain frequencies, so the phase and amplitude error can be minimized. The proposed VSPS using a wideband Wilkinson power divider with left-hand transmission line (LHTL)/right-hand transmission line (RHTL) elements to achieve low phase error over a wide bandwidth. The measured RMS phase and amplitude error are under 5.1° and 0.5 dB over 57-66 GHz, respectively. The average amplitude is about -5 dB. The dc power consumption is less than 15.6 mW (13 mA, 1.2 V). The chip area is 0.315 mm2 without pads. To the authors knowledge, this phase shifter demonstrates the lowest RMS phase and amplitude error over a wide bandwidth among the reported phase shifters around 60 GHz in CMOS processes.

Published in:

2011 IEEE Compound Semiconductor Integrated Circuit Symposium (CSICS)

Date of Conference:

16-19 Oct. 2011