By Topic

4+1-transistor pixel architecture for high-speed, high-resolution CMOS image sensors

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $33
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
A. Xhakoni ; KU Leuven, Heverlee, Leuven 3001, Belgium ; D. San Segundo Bello ; P. De Wit ; G. Gielen

A pixel architecture is introduced which allows a drastic reduction of the column capacitance of a monolithic pixel array. It consists of a classic 4T pixel architecture together with an extra switch added at regular positions in the column array and shared by a group of pixels of the column. In this way, each pixel will see an output capacitance proportional to the number of pixels sharing the extra switch and the total number of extra switches.

Published in:

Electronics Letters  (Volume:47 ,  Issue: 22 )