By Topic

Performance evaluation of scheduling algorithms in network on chip

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

5 Author(s)
Xiaojie Hao ; State Key Lab. of ISN, Xidian Univ., Xi''an, China ; Huaxi Gu ; Baojian Shu ; Daibing Zeng
more authors

More and more attention is focused on scheduling algorithm when designing the routers in Network-on-Chip (NoC). Various scheduling algorithms are proposed for Internet router, which is a well-known technique. Based on the requirements of NoC application, we made analysis and simulations on various scheduling algorithms, such as PIM, RRM and iSLIP. The results show that iSLIP algorithm has better performance than others.

Published in:

Signal Processing, Communications and Computing (ICSPCC), 2011 IEEE International Conference on

Date of Conference:

14-16 Sept. 2011