By Topic

Implementation of symbol timing synchronization for MB-OFDM UWB systems on FPGA

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Yang Xiao ; Sch. of Autom., Northwestern Polytech. Univ., Xi''an, China ; Xue Jing ; Wang Lei ; Zhang Tong

This paper proposes a design of symbol timing synchronization for MB-OFDM systems with low hardware consumption. Most of the existing algorithms for symbol timing synchronization cost a huge number of operations on cross-correlation or energy computing, so that, a great amount of multipliers and logic resources would be consumed if these algorithms are implemented on FPGA. The scheme proposed and implemented in this paper firstly locates the strongest muti-path by sign cross-correlation which has a low implementation complexity, and then finds the start of FFT window by utilizing an existing cross-correlation based algorithm inside a boundary, this boundary can be confirmed by the location of the strongest muti-path. The module for symbol timing synchronization has been designed in Quartus II, and the functional simulation result obtained shows correctness of the module.

Published in:

Signal Processing, Communications and Computing (ICSPCC), 2011 IEEE International Conference on

Date of Conference:

14-16 Sept. 2011