By Topic

Design of fault-tolerant ATM switch based on parallel architecture

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $31
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Segkhoonthod, S. ; Dept. of Electron. Syst. Eng., Essex Univ., Colchester, UK ; Sinclair, M.C.

A fault-tolerant ATM switch comprising a distribution network and several routing networks in parallel is proposed. As the distribution network carries out part of the routing process, the routing networks are truncated, giving low overall complexity. A performance evaluation of the switch is presented. The switch outperforms replicated networks but requires lower complexity

Published in:

Electronics Letters  (Volume:33 ,  Issue: 15 )