By Topic

The future of test and DFT

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Singer, Gadi ; Intel Corp., Santa Clara, CA, USA

Advances in design characteristics and design processes are creating significant challenges to design for testability (DFT) and test. Are DFT and test capabilities developing at a pace that will not limit the rapid growth of the very large semiconductor and computing industries that rely on their capabilities? To answer this question, we must understand the alignment between two fundamental sets of trends: growing chip design requirements and the development of EDA capabilities to address these requirements. I outline some of the design requirement trends and the specific issues they introduce, including: fault models; current handling; and test accuracy

Published in:

Design & Test of Computers, IEEE  (Volume:14 ,  Issue: 3 )