By Topic

Design of high-speed and reusable SPI IP core based on Wishbone interface

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Baowen Zhou ; Sch. of Autom. & Inf. Eng., Xi''an Univ. of Technol., Xi''an, China ; Dong Li ; Gang Lu

The SPI put forward by Motorola Company is a high-speed, full-duplex, synchronous communication bus, and its simple connect could save resources. More and more IC chips are using this protocol. Based on the wishbone bus interface, we design a high-speed and reusable SPI IP core.

Published in:

Electrical and Control Engineering (ICECE), 2011 International Conference on

Date of Conference:

16-18 Sept. 2011