By Topic

Design and FPGA Verification of UHF RFID reader digital baseband

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Xin Li ; College of Information Science and Engineering, Hunan University, Changsha, China ; Chunhua Wang

The digital baseband part is the core of UHF RFID reader, its functions and features make direct impact on the reader's performance. So this paper presents the design and FPGA Verification of digital baseband system for UHF RFID reader based on ISO 18000-6b protocol. The digital baseband system consists of two parts: transmitter and receiver, which including frame header processing module, Manchester encoding module, FMO decoding module, CRC16 check module, control module, data processing module, anti-collision module. It is described in verilog HDL in RTL level, and simulated by Modelsim with the use of testbench, with Synplify for synthesizing and Quartus II for function simulation. FPGA proved it can work properly in the specified clock frequency based on the protocol.

Published in:

Electrical and Control Engineering (ICECE), 2011 International Conference on

Date of Conference:

16-18 Sept. 2011