By Topic

Design and implementation of a FPGA-based Direct digital synthesizer

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Changhong Shan ; School of Electrical Engineering, University of South China, Hengyang, China ; Zhongze Chen ; Hua Yuan ; Wei Hu

A method for the design as well as implementation of FPGA-based Direct digital synthesizer (DDS) is firstly presented in this paper. And then corresponding system simulation and experimental results are given. The DDS for generating a sinusoidal signal owns the features of simple circuit, easy to be controlled, stable performance, high frequency conversion speed and fine accuracy etc. And its output frequency falls in the range of 0Hz ~160KHz with 5 Hz of steps.

Published in:

Electrical and Control Engineering (ICECE), 2011 International Conference on

Date of Conference:

16-18 Sept. 2011