Cart (Loading....) | Create Account
Close category search window
 

A new CMOS image sensor readout structure for 3D integrated imagers

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

5 Author(s)
Shang-Fu Yeh ; Dept. of Electr. Eng., Nat. Tsing Hua Univ., Hsinchu, Taiwan ; Jin-Yi Lin ; Chih-Cheng Hsieh ; Ka-Yi Yeh
more authors

This paper presents a new CMOS image sensor (CIS) structure and ADC design for three-dimensional (3D) integrated imagers. A modular design of CIS sub-array is proposed with new readout and control scheme. It needs only one micro-bump (μbump) per sub-array, instead of per-pixel or per-column, to release the design rule restriction of the 3D stacking process. The proposed readout structure with in-pixel two-dimensional decoding function achieves a high spatial resolution without degrading the frame rate performance. A 10b time-interleaved asynchronous successive approximation register (SAR) ADC was also implemented within 300 μm × 150 μm for array readout. A prototype chip with four sub-arrays (4×192×128 pixels) and a pixel size of 2.8×2.8 um2 was fabricated using TSMC 0.18 um CIS process. The experimental results demonstrate the parallel output images of 4 modules successfully with 100fps. It shows that the array is expandable by modular sub-array design and is expected to achieve 100 fps at multi-mega imaging for high-speed HDTV camera applications. The measured DNL, INL, and power consumption of the SAR ADC are +0.59/-0.41 LSB, +1.32/-0.73 LSB, and 130 μW respectively.

Published in:

Custom Integrated Circuits Conference (CICC), 2011 IEEE

Date of Conference:

19-21 Sept. 2011

Need Help?


IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2014 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.