Referenced Items are not available for this document.
A 5.877 TOPS/W Reconfigurable Smart-camera Stream Processor is implemented in 90nm CMOS technology. A reconfigurable hardware architecture with heterogeneous stream processing and subword-level parallelism is implemented to accelerate the vision processing for smart-camera applications. The area efficiency reaches 111.329 GOPS/mm2. The power efficiency and area efficiency are 4.5× to 33.0× and 3.8× to 74.2× better than the state-of-the-art works, respectively.
Published in:
Custom Integrated Circuits Conference (CICC), 2011 IEEE
Date of Conference: 19-21 Sept. 2011
- Page(s):
- 1 - 4
- ISSN :
- 0886-5930
- Print ISBN:
- 978-1-4577-0222-8
- INSPEC Accession Number:
- 12316471
- Conference Location :
- San Jose, CA
- Digital Object Identifier :
- 10.1109/CICC.2011.6055296
- Product Type:
- Conference Publications
About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies
A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2013 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.
