By Topic

QDEC machine increased reliability in programmable FPGA circuit

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Ondrej Hock ; University of Žilina, Faculty of Electrical Engineering, Department of Mechatronic and Electronic, Univerzitna 1, 01026 Žilina, Slovakia ; Peter Šindler ; Jozef Čuntala

The article deals with the design, simulation and implementation of QDEC (Quadrature Decoder) machine with increased reliability (QDEC2) for implementation in a programmable FPGA (Field Programmable Gate Array) circuit. The purpose of research activities of reliable QDEC2 in the FPGA is the incorporation of this model to control of the robot. In the first part of the article describes the possibility of machine. In the second part are describe the state machine diagram and the algebraic description of the behavior. In the third section of article are provides the selected results from the simulation of error-free and fault states machine.

Published in:

Applied Electronics (AE), 2011 International Conference on

Date of Conference:

7-8 Sept. 2011