By Topic

Challenges of multi- and many-core architectures for electronic system-level design

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

5 Author(s)
Gruttner, K. ; OFFIS - Inst. for Inf. Technol., Oldenburg, Germany ; Hartmann, P.A. ; Reinkemeier, P. ; Oppenheimer, F.
more authors

In today's design of embedded systems the software part is increasingly important. Over the last years we have observed a shift from hardware to software added value. With the rise of multi- and many-core platforms even more complex software systems can be implemented. To efficiently map software applications to such architectures, the impact of platform decisions with respect to the hardware and the software infrastructure (OS, scheduling policies, priorities, mapping) has to be explored in early design phases. In this work, we discuss the challenges of the multi- and many-core design-space. We give an overview of our existing SystemC™-based OSSS design flow including software multitasking in system-level models. We propose extensions towards multi- and many-core platform models and discuss which aspects of the system behaviour can be captured. Since this is work in progress we end up with challenges which have not been solved until now and propose new concepts to overcome the current limitations.

Published in:

Embedded Computer Systems (SAMOS), 2011 International Conference on

Date of Conference:

18-21 July 2011