By Topic

CMOS-Compatible Fabrication of Silicon-Based Sub-100-nm Slot Waveguide With Efficient Channel-Slot Coupler

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

7 Author(s)
Jing Zhang ; Inst. of Microelectron., A*STAR, Singapore, Singapore ; Jing Zhang ; Shiyi Chen ; Junfeng Song
more authors

This letter presents a novel complementary metal-oxide-semiconductor (CMOS)-compatible technique to fabricate a sub-100-nm slot waveguide in wafer-scale, which is beyond the resolution limit of conventional deep ultraviolet (DUV) lithography. We also demonstrate fabrication of an efficient channel-slot coupler with an ultrasharp tip by using slanted cutting. The propagation loss of the slot wave- guide obtained is ~11.1 ± 1.15 dB/cm for the 100-nm slot and ~8.6 ± 0.61 dB/cm for the 80-nm slot, while each pair of channel-slot couplers has a very low insertion loss of 0.847 ± 0.065 dB. Finally, a Mach-Zehnder interferometer structure-based optical sensor demonstrates the integrate-ability of the proposed circuit.

Published in:

Photonics Technology Letters, IEEE  (Volume:24 ,  Issue: 1 )