By Topic

Implementation of the Crosspoint-Queued switch's output controller on the NetFPGA platform

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Danilo Misovic ; Faculty of Electrical Engineering, University of Montenegro, Podgorica, Montenegro ; Nikola Ljumovic ; Milutin Radonjic ; Igor Radusinovic

In this paper, implementation of a Crosspoint-Queued switch output controller on the NetFPGA development platform is presented. The output controller is a part of design that implements functionality of Crosspoint Queued Ethernet switch and it performs a scheduling algorithm on the crosspoint buffers. Round robin algorithm is chosen as a scheduling algorithm in this implementation. The basic principle of output controller implementation is presented here, as well as its sub-modules with detailed description of tasks that they perform. Apart from the basic scheduling function, output controller presented in this paper performs the other functions such as de-segmentation and error detection, which are needed in order to make a device fully functional in the real network environment.

Published in:

ELMAR, 2011 Proceedings

Date of Conference:

14-16 Sept. 2011