By Topic

A high-ELD tolerant Continuous-Time Sigma-Delta Modulator for Bluetooth with DWA calibration

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Ye Tian ; R. Inst. of Technol., Stockholm, Sweden ; Ying Song ; Erixon, M. ; Tylstedt, O.

A Continuous-Time Sigma-Delta (ΣΔ) Modulator for Bluetooth with 52MHz sampling frequency in a 1.2V 65nm CMOS process is presented. The modulator has a proposed single-stage 3rd-order 4-bit architecture, which employs a dual-loop feedback method to compensate the loop delay up to one clock period. A 4-bit flash ADC and a 4-bit current-steering DAC are used to improve the resolution and stability. Non-Return-Zero (NRZ) pulse shape of feedback-DAC is adopted to alleviate jitter sensitivity. Feedforward gains of the loop filter are realized by capacitors ratios. This approach can reduce the power consumption and provide better linearity. The basic data-weighted-averaging (DWA) digital linearization circuit is used to compensate the DAC mismatch errors efficiently. The co-simulation result at circuit level can achieve 80dB DR within 1MHz signal bandwidth without clock jitter or device noise.

Published in:

Circuit Theory and Design (ECCTD), 2011 20th European Conference on

Date of Conference:

29-31 Aug. 2011