By Topic

A Tool for Trading-Off On-Line Error Detection Efficiency with Implementation Cost for Sequential Logic Implemented in FPGAs

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Borowik, G. ; Inst. of Telecommun., Warsaw Univ. of Technol., Warsaw, Poland ; Krasniewski, A.

A tool for managing finite state machines was developed and presented in this paper. The tool uses an algorithm of serial decomposition to perform operations on these FSMs. With the help of these operations, reduction in size of the combinational part of the circuit can be achieved, leading to smaller memory requirements. The resulting FSM implemented using an FPGA is provided with concurrent error detection (CED). The presented tool offers the designer an opportunity to trade-off error detection efficiency and implementation cost.

Published in:

Systems Engineering (ICSEng), 2011 21st International Conference on

Date of Conference:

16-18 Aug. 2011