By Topic

A Digitally Corrected 5-mW 2-MS/s SC \Delta \Sigma ADC in 0.25- \mu m CMOS With 94-dB SFDR

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Keith A. O'Donoghue ; Cypress Semiconductor, Cork, Ireland ; Paul J. Hurst ; Stephen H. Lewis

A digital correction scheme that allows a switched-capacitor (SC) ΔΣ ADC to operate with significantly reduced power consumption is proposed. As power dissipation is reduced in the integrators, nonlinear settling errors cause increasing harmonic distortion. The correction technique uses a polynomial approximation to correct the nonlinearity and reduce distortion in the post-filtered digital output. With correction, experimental results yield a peak SNDR of 75 dB, a THD of -90 dB and a SFDR of 94 dB. The total analog power dissipation of the corrected modulator is 5 mW at 2.4 V, saving 38% over a similarly performing uncorrected modulator output. The active area is 0.39 mm2 in 0.25-μ m CMOS.

Published in:

IEEE Journal of Solid-State Circuits  (Volume:46 ,  Issue: 11 )