Cart (Loading....) | Create Account
Close category search window
 

Design and implement of a band-pass FIR filter based on FPGA in multi-channel data acquisition system

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
He Zhiqiang ; Coll. of Inf. Technol., Hebei Univ. of Econ. & Bus., Shijiazhuang, China ; Zhang Jingzhi ; Zeng Wenxian

To filtering the noises interference, a 32-tap band-pass FIR digital filter is designed and implemented on FPGA by applying the principle of distributed algorithm (DA), which is based on Look-Up Table (LUT). My design decreases the quantity of Look-Up Table and achieves high processing speed based on pipelining technology by using the parallel and serial distributed algorithm. Simulation of the FIR filter has been done in the environment of Quarters 8.0 by using VHDL, which is flexible and supported by multi-library.

Published in:

Electronic Measurement & Instruments (ICEMI), 2011 10th International Conference on  (Volume:1 )

Date of Conference:

16-19 Aug. 2011

Need Help?


IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2014 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.