By Topic

Processor Functional Test Generation - Some Results with Using of Genetic Algorithms

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Hudec, J. ; Fac. of Inf. & Inf. Technol., Slovak Univ. of Technol., Bratislava, Slovakia

This contribution presents some results in the design and implementation of an universal functional test generator for VLSI circuits, such as microprocessor and processor cores. Our approach to test generation - the functional test generation method - is based on knowledges of instruction set architecture (ISA), functional description of VLSI systems at functional VHDL level and promising concept of software-based self test (SBST), for better test generation the genetic algorithm (GA) properties based on evolutionary strategiesw are used. The algorithm for automatic generation of test (normal executable test sequence of instructions) and arrangement, is used in very flexible and effective tool - Automatic Functional Test Generator (AFTG). The determination of the test efficiency of instruction testing mixes is discussed.

Published in:

Engineering of Computer Based Systems (ECBS-EERC), 2011 2nd Eastern European Regional Conference on the

Date of Conference:

5-6 Sept. 2011